当前位置: 首页 > 软件与支持 > IP资源 > FIFO

Asynchronous and Synchronous FIFO IP


Features


  • Supports data width up to 128 bits with depth up to 1K bits
  • Supports different input and output data widths
  • Supports both synchronous and asynchronous FIFO
  • Supports wfull/rempty status flag
  • Optional synchronous clear inputs for both read and write
  • Optional almost_full/almost_empty status flag to indicate only one more data can be written/read before
     FIFO is full/empty
  • Optional prog_full/prog_empty status flag
  • Supports 4 types of programmable full flag generation : Single threshold constant, Single threshold with
     dedicated input port,Assert and negate threshold constants, Assert and negate thresholds with dedicated
     input ports
  • Optional count vector(s)(wr_data_cnt and rd_data_cnt) provide visibility into number of data words currently
     in the FIFO,synchronized to either clock domain
  • Four optional handshake signals (wr_ack, rd_ack, overflow, underflow) provide feedback (acknowledgment
     or rejection) in response to write and read requests in the prior clock cycle
  • Invalid read or write requests are rejected without affecting the FIFO state. When FIFO is full, data can't write
    to FIFO anymore, the write data will be omitted. When FIFO is empty, data can't read out anymore
  • Up to 200MHz performance
  • Supports First Word Fall Through function 
  • Supports AHB interface protocols (AHB interface FIFO)
  • The interface type of write port and read port can be configured(AHB interface FIFO,user can choose AHB
     interface or not).
  • Base Address can be configured (AHB interface FIFO)

 


Block diagram

 

synchronous FIFO

 


asynchronous FIFO


 



AHB interface FIFO(with two types of interface)


AHB interface FIFO(only AHB interface)



Resource and performance 

 

FIFO without AHB interface

 

 


FIFO with AHB interface


Download

 

Doc(.pdf)

 

CME_FIFO_user_guide(EN02)

CME_AHB_interface_FIFO_user_guide(EN02)

CME_FIFO_AHB_example_user_guide(EN02)

 

Design(.rar)

 

AHB_interface_FIFO_example_M7

 

 





     加入我们    |     联系我们    |     官方微博    |     官方博客 京ICP备案12039486号     京公网安备110114001125号